SoM-200ES User Manual

REV. 2.1

Copyright 2012, EMAC, Inc.



Table of Contents

D	isclaiı	mer	.1
1	Int	roduction	. 2
_	1.1	SoM Benefits:	2
	1.2	Standard Features	3
	1.3	On-Board Options	3
	1.4	Other Options	3
2	Ha	rdware	.4
	2.1	Specifications	4
	2.2	Jumpers	4
	2.3	Mounting	5
	2.4	JTAG Header	6
	2.5	Module Based IO	6
	2.6	CPLD Based General Purpose Digital I/O	7
	2.6.	1 Memory Map	8
	2.6.2	2 Register Descriptions	8
	2.6.3	3 Other CPLD Functions	8
	2.7	Serial Ports	9
	2.7.1	1 RS 232 Serial COMA	9
	2.7.2	2 RS 232 Serial COMB	9
	2.7.3	3 RS 232/422/485 Serial COMC	10
	2.7.4	4 RS 232 Serial UART COMD	.11
	2.8	Audio	.11
	2.9		12
	2.10	Ethernet	13
	2.11	USB	13
2	2.12 S-f	Multi-Media (MMC) / Secure Digital (SD) Card Socket	14 1 <i>5</i>
3	50		15
	3.1	Eclipse Som-200ES-SDK	15
	3.2	Quartus II web Edition	15
4	Ap]	pendix A: Connector Pinouts	10
	4.1	Som I/O Connector (HDR1).	16
	4.2	Drive Power Connector Input (HDR2)	16
	4.5	Power Jack (JKb)	10
	4.4	DI D Deserd Digital I/O Comparison (IIDD2)	17
	4.5	Social Date COMA (CN1)	17
	4.0	Serial Port COMB (HDR/)	17
	4.7	Serial Port COMC (HDR5)	18
	4.0 4.9	Serial Port COMD (HDR6)	18
	4 10	Module SODIMM Connector (SOK1)	18
	4.11	SD/MMC Socket (SOK2)	18
	4.12	CAN Termination (HDR7)	.19
	4.13	USB PortA (JK2 Bottom - HostA)	.20
	4.14	USB PortB (JK2 Top - HostB)	.20
	4.15	USB OTG PortC (JK3)	.20
	4.16	Alternate LCD Interface (HDR8)	20
	4.17	LG LCD Interface (SOK3)	21
	4.18	JTAG Header (HDR9)	21
5	Ap	pendix B: Jumper Settings	22
6	An	pendix C: Mechanical drawing with dimensions	23
2	1-1	r · · · · · · · · · · · · · · · · · · ·	

Disclaimer

EMAC Inc. does not assume any liability arising out of the application or use of any of its products or designs. Products designed or distributed by EMAC Inc. are not intended for, or authorized to be used in, applications such as life support systems or for any other use in which the failure of the product could potentially result in personal injury, death or property damage.

If EMAC Inc. products are used in any of the aforementioned unintended or unauthorized applications, Purchaser shall indemnify and hold EMAC Inc. and its employees and officers harmless against all claims, costs, damages, expenses, and attorney fees that may directly or indirectly arise out of any claim of personal injury, death or property damage associated with such unintended or unauthorized use, even if it is alleged that EMAC Inc. was negligent in the design or manufacture of the product.

EMAC Inc. reserves the right to make changes to any products with the intent to improve overall quality, without further notification.

1 Introduction

This document provides information regarding EMAC's SoM-200ES System on Module Carrier Board. The SoM-200ES is a versatile SoM Carrier board ideal for evaluation and early development work. This Carrier works with all EMAC 200-pin SODIMM type SoMs although not all functionality of a particular module may be supported.

The SoM-200ES provides access to virtually all of the 200-pin Module's I/O through on-board connectors as well as a number of additional I/O expansion blocks such as Digital I/O, Audio, and MMC/SD flash disk. Full schematics of the SoM-200ES are provided giving the user a solid base with which to design their own SoM Carrier.

Although a good deal of customers will want a Carrier that is unique and is designed specifically for their application, the SoM-200ES, when coupled with a SODIMM SoM makes for a powerful yet affordable Graphic User Interface (GUI) with USB and Ethernet capabilities. This allows the user to gather data and respond with Control commands via the Internet. An enclosure and power supply are available options for the SoM-200ES.

When a unique custom board is needed, the amount of design work required is greatly minimized by the SoM approach. The custom Carrier designer does not have to worry about the processor, memory, and standard I/O functions and can concentrate on the I/O and dimensional aspects required for the application.

In situations where a custom Carrier is required but the customer does not have the capability to design such a board in-house, EMAC's Custom to Order Services (COS) can be utilized. Using COS the customer can select from a library of standard I/O blocks. These blocks can be put together quickly into a form-factor of the customer's choosing, providing prototypes in as little as 30 days.

1.1 SoM Benefits:

- Faster time to market
- Cost savings
- Reduced risk
- Scalable CPU choices
- Decreased customer design requirements
- Small footprint

1.2 Standard Features

(ports must also be supported by the SoM)

- Small, Half EBX mounting hole form factor (4.37" x 6.00")
- 10/100 Base-T Ethernet with on-board Magnetics and RJ45
- 3 serial RS232 ports and 1 RS232/422/485 port (ports must also be supported by the SoM)
- 24 PLD controlled General Purpose digital I/O lines in addition to any SoM I/O lines
 - 8 digital input lines
 - 8 digital output lines
 - 8 high drive digital output lines
- 32 SoM Specific Lines
- Graphic LCD interface with WQVGA TFT LCD
- Battery for nonvolatile RAM and Real Time Clock
- 4-wire Resistive Touchscreen interface
- Dual USB Host Jack
- USB Device Jack
- CAN Port
- MMC/SD Flash Card Socket
- Power and MMC/SD card status LEDs
- System Reset button

1.3 On-Board Options

(ports must also be supported by the SoM)

- Audio: I2S Audio Stereo CODEC
- Reduced Cost "Bare Bones" Version

1.4 Other Options

- **MBPC-200 Enclosure:** This MicroBox metal chassis is an ideal housing for the SoM-200ES and Module.
- **PS-50A Power Supply:** A 50 watt switching power supply that has an AC input of 100 to 240 volts and DC outputs of +5 volts and +12 volts. The PS-50A is especially designed to operate with the MBPC-200 MicroBox chassis.
- Wall-Mount Power Supply: An inexpensive 5 Volt DC supply capable of 2.5 Amps of current.

2 Hardware

2.1 Specifications

- **VOLTAGE REQUIREMENTS:** 5 volt DC @ 2.0A board input voltage including SoM, USB and LCD. (Note: up to 1.0A of the 2.0A is required if USB Host is providing power to USB devices.)
- CURRENT REQUIREMENTS: ~800 mA @ 5 Volts Typical including SoM and LCD with no USB sourcing.
- **OPERATING TEMPERATURE:** 0 60 degrees Celsius, humidity range without condensation 0% to 90% RH.
- **DIMENSIONS:** Half EBX mounting hole form factor with dimensions of 4.37" x 6.00".
- DIGITAL I/O: 8 digital input pins, 8 digital output pins with 20 mA drive, 8 open collector High-Drive Digital outputs with 500 mA sink drive capability, status LEDs, and a maximum total I/O drive of 1500 mA for these 8 lines. All Digital I/O lines terminate to standard 50 pin, I/O Rack compatible header connectors.
- CAN TRANCEIVER: Non-Isolated CAN 3.3V Transceiver (TI SN65HVD230) terminating to a 10-pin header with terminating jumper. Includes 10-pin header to female DB9 connector cable.
- **OPTIONAL AUDIO INPUT/OUTPUT:** Line Level I2S Audio CODEC with Line-In and Line-Out standard Audio Jacks.

2.2 Jumpers

This section describes the Jumpers and Jumper Blocks of the SoM-200ES.

JB1	
Boot Mode 0	The function of this jumper is determined by the SoM that is being utilized (see SoM user manual). This jumper is tied to SoM pin 157 (Boot Option 0). If the jumper is in the B position (default) then this line is pulled high. If the jumper is in the A position then the line is tied low.
JB2	
Boot Mode 1	The function of this jumper is determined by the SoM that is being utilized (see SoM user manual). This jumper is tied to SoM pin 158 (Boot Option 1). If the jumper is in the B position then this line is tied high. If the jumper is in the A position (default) then the line is pulled low.
IR3	
CAN Termination	Place a Jumper at position TRM to terminate CAN network. Place a Jumper at position OPN (default) to leave the termination resistor open.
JB4	
Voltage Option	Place a jumper in the 5V position (default) to provide 5V to JB5. Place a jumper in the 12V position to route pin4 of HDR2 (normally 12V) to JB5. JB5 controls the pull-up voltage of the High Drive Output lines and determines what voltage is present on pin 49 of HDR3.

Pull-up Voltage Option JB5 controls the pull-up voltage of the High Drive Output lines and determines what voltage is present on pin 49 of HDR3. The left side of the jumper controls pin 49 and the right side controls the pull-up voltage of PortC. Leaving the left side shunt off leaves pin 49 open and leaving the right side shunt off sets the High Drive Outputs to no pull-up voltage. The voltage at the bottom two pins is defined by JB4.



Figure 1: Typical shunt positions.

With both shunts in the lower position, the voltage selected by JB4 will be applied to pin 49 and Port C will be pulled up to that voltage. With both shunts in the upper position, 3.3V will be applied to pin 49 and Port C will be pulled up to 3.3V.

JB6

JB5

Battery Saver Jumper Position JB6 to "ON" to provide Battery Backup. Position to "OFF" (default) to preserver battery while in storage.

JB7

Flash Write Protect Position JB7 to the A position to provide to write protect protection for Module resident flash. Position to the B position (default), to allow writes to flash.

2.3 Mounting

The SoM-200 has four mounting holes, one in each corner of the board. Due to board space restrictions one of these mounting holes is shared with one of the two SoM securing holes. Normally, these securing holes have special soldered in threaded spacers used to secure the SoM in place to the Carrier. However, since one securing holes is now shared with the mounting hole, EMAC determined it best to not solder this one spacer in place. It is provided to the user to either solder in place for most secure mounting of the Module, leave unsoldered (but screwed into the Module) for maximum flexibility, or replaced with a through-hole spacer that would allow for the SoM-200 to be securely mounted while also allowing for the module to be screwed down with two screws. Upon special request EMAC can solder the spacer in place.

The included spacers are about 3mm in height and accept a M2.5, 5mm screw.

2.4 JTAG Header

This multipurpose header provides an in-circuit programming interface to the Max II CPLD that resides on the SoM-200ES as well as any PLD or debug port on the SoM itself. This header can be used to reprogram the onboard CPLD and any other CPLDs detected on the JTAG chain (on the module). This 14 pin connector (HDR9) provides a standard JTAG connection meant to connect directly to a JTAG Debugger supporting this standard. EMAC also provides an adapter board (PER-ADP-00020), which makes the Carrier's PLD JTAG come out to a standard 10-pin header and also provides the alternate 20 pin JTAG connector for the module.

This requires an interface cable, such as the ByteBlasterMV. Several models are available from P&E Microcomputer Systems <u>http://www.pemicro.com/</u>. Also more inexpensive versions and open schematics can be obtained via the Internet.

Pin	Signal	Pin	Signal
1	3.3Vdc	2	GND
3	JTAG_TRST	4	GND
5	JTAG_TDI	6	PLD_JTAG_TDI
7	JTAG_TMS	8	PLD_JTAG_TMS
9	JTAG_TCK	10	PLD_JTAG_TCK
11	JTAG_TDO	12	NC
13	JTAG_RTCK	14	PLD_JTAG_TDO

Table 1: JTAG Header (I	HDR9)
-------------------------	-------

2.5 Module Based IO

The Module I/O connector, HDR1 is made up primarily of direct connections from the modules SODIMM connector. The only signals that do not directly come from the module are the power supply signals.

Table 2: SoM I/O Connector (HDR1)

Pin	DESCRIPTION	Pin	DESCRIPTION
1	SPI_MISO	2	RESET_OUT
3	SPI_MOSI	4	GND
5	SPI_SCLK	6	GPIO17
7	SPI_CS0	8	GND
9	SPI_CS1	10	ANALOG_04
11	SPI_CS3	12	ANALOG_05
13	GPIO16	14	ANALOG_06
15	GPIO1	16	ANALOG_07
17	GPIO2	18	GND
19	GPIO3	20	GND
21	GPIO4	22	GND
23	GPIO5	24	GND
25	GPIO6	26	GND
27	GPIO7	28	GND
29	GPIO12	30	GND
31	GPIO13	32	GND
33	GPIO15	34	GND
35	I2C_CLK	36	GND
37	I2C_DATA	38	GND
39	INT0	40	GND
41	INT1	42	GND
43	GPIO14	44	GND
45	CLK_Fast	46	GND
47	CLK_Slow	48	GND
49	3.3V DC	50	GND

2.6 CPLD Based General Purpose Digital I/O

The SoM-200ES provides 24 general-purpose 3.3V I/O pins connected to header HDR3. These pins are controlled by an Altera Max II device, which is an in-circuit programmable, instant on, CPLD. By default this is the EPM240T100C5 model, which provides 150 internal logic elements, but it is pin-compatible with some larger devices. This CPLD provides powerful reconfigurable combinational and sequential logic, for an almost unlimited number of applications. Through Altera's free Quartus II environment, this device can be easily reconfigured as digital I/O, counters, UARTS, SPI, even flash and RAM. The CPLD interfaces through the address and data bus of the carrier, and has access to clocks and an IRQ for advanced control logic. When the SoM-200ES is built, the PLD is pre-loaded with a configuration that it instantly loads upon power-up. This configuration uses the pins in a specific manner, which is described in the rest of this section, but could be easily reprogrammed to be something else. EMAC provides free drivers and development software for interfacing with the standard configuration.

The default program creates 3 digital ports, Ports A, B, and C. Port A and Port B are independently bit programmable as an 8-bit output port or an 8-bit input port. When programmed as inputs the input lines should not exceed 3.3V DC. If programmed as outputs, these lines are capable of driving 25 mA loads. The open collector high drive output Port C (PC0 – PC7) has a 500 mA sink drive capability and a maximum total I/O drive of 1500 mA. The PLD has input capabilities on these 8 lines for modularity reasons, but they are not useable as such in the actual system. The voltage on pin 49 as well as the pull-up voltage for Port C is controlled by jumpers JB4 and JB5. See the Jumper section for additional details.

Pin	Signal	Pin	Signal
1	PA0 (3.3V)	2	GND
3	PA1 (3.3V)	4	GND
5	PA2 (3.3V)	6	GND
7	PA3 (3.3V)	8	GND
9	PA4 (3.3V)	10	GND
11	PA5 (3.3V)	12	GND
13	PA6 (3.3V)	14	GND
15	PA7 (3.3V)	16	GND
17	PB0 (3.3V)	18	GND
19	PB1 (3.3V)	20	GND
21	PB2 (3.3V)	22	GND
23	PB3 (3.3V)	24	GND
25	PB4 (3.3V)	26	GND
27	PB5 (3.3V)	28	GND
29	PB6 (3.3V)	30	GND
31	PB7 (3.3V)	32	GND
33	PC0 (High Drive)	34	GND
35	PC1 (High Drive)	36	GND
37	PC2 (High Drive)	38	GND
39	PC3 (High Drive)	40	GND
41	PC4 (High Drive)	42	GND
43	PC5 (High Drive)	44	GND
45	PC6 (High Drive)	46	GND
47	PC7 (High Drive)	48	GND
49	3.3/5/Vin	50	GND

Table 3: CPLD Based Digital I/O Connector (HDR3)

2.6.1 Memory Map

The SoM-200ES's PLD is connected to the SoM's processor data bus and has the ability to use the SODIMM pins 145, 146, 147, and 148 as chip select lines. GP_CSB (SODIMM pin 146) is used as the default chip select for the memory map. The base addresses of the chip selects used by the PLD are SoM dependent.

For the EMAC SoM-9307 it is mapped to CSN1, which gives it a base address of 0x10000000.

Within the PLD are several registers that are referenced as offsets from the PLD Base address. They are defined as follows:

Offset	Register	Description
0	PortA Data	Digital State
1	PortA Configuration	Input/Output Mapping
2	PortB Data	Digital State
3	PortB Configuration	Input/Output Mapping
4	PortC Data	Digital State
5	PortC Configuration	Input/Output Mapping
6	RS-232/422/485 Control	Output
15	CPLD Key	Input

Table 4: Default CPLD Memory Map

2.6.2 Register Descriptions

Port Data Registers

The bits of these ports are mapped to the data lines of the physical ports. Writing to these bits latches the 3.3V DC Vcc or GND value (one or zero respectively) to the appropriate pin. Pins are mapped according to their respective positions on the header, i.e. PB4 has its value latched by the 4^{th} bit of the Port B configuration register.

Latching a bit will result in a voltage change at the pin if the pin is configured to be an output with the corresponding configuration register bit. Reading from this address will return the current state (one or zero for Vcc or GND) of the pin.

Port Configuration Registers

This port is bitwise mapped to the configuration of the ports. Setting a bit to 1 sets the corresponding pin to an output. Setting a bit to 0, sets it as an input. For example: Setting the Port B configuration register to 0x10 would set PB4 to be an output and place its current latched state (see the Data Register description) on the pin.

2.6.3 Other CPLD Functions

The CPLD also provides the RS232/422/485 control lines for COMC in addition to the RS-232 shutdown control for all serial ports. There are unused interrupt and chip select lines connected to the PLD allowing for feature enhancements.

2.7 Serial Ports

2.7.1 RS 232 Serial COMA

The SoM-200ES provides one dedicated RS232 serial port accessible via a male DTE DB9 connector that has a full complement of handshaking signals. Note: the baud rate and the actual number of handshaking signals are determined by the SoM being used. Refer to the SoM manual for this information.

Table 5:	Serial	Port	COMA	(CN	1)
----------	--------	------	------	-----	----

Pin	DB9 Description
1	DCD_IN
2	RxD_IN
3	TxD_OUT
4	DTR_OUT
5	GND
6	DSR_IN
7	RTS_OUT
8	CTS_IN
9	RI_IN

2.7.2 RS 232 Serial COMB

Serial UART COMB is a dedicated RS232 serial port accessible via a 10-pin header (HDR4) connector with two handshaking signals. EMAC provides a male DB9 DTE serial cable that plugs into this header and provides a standard serial interface.

Note: the baud rate and the handshaking signals are determined by the SoM being used. Refer to the SoM manual for this information. The pin-out of the header and the DB9 are as follows:

#	Pin Description for 10-Pin Header	Pin Description for DB9 Connector
1	NC	NC
2	NC	RxD_IN
3	RxD_IN	TxD_OUT
4	RTS_OUT	NC
5	TxD_OUT	GND
6	CTS_IN	NC
7	NC	RTS_OUT
8	NC	CTS_IN
9	GND	NC
10	NC	-

Table 6: Serial Port COMB (HDR4)

2.7.3 RS 232/422/485 Serial COMC

The SoM-200ES provides one muti-mode serial port. This port is software configurable as RS232, RS422, or RS485, with the default being RS232. When used as an RS232 port, two handshake lines are provided, CTS and RTS. Switching from RS232 to RS422 or RS485 is controlled by four SoM-200 based PLD signals. The signals are RS232_LENA_C, RS4XX_TXEN_C, RS4XX_RXEN_C, and RS232_SHDN_C. When used in the RS485 mode some processors support Auto Direction control via the RTS line. The RTS line is an input to the PLD thus allowing Auto Direction through the PLD. For low-level information on how to interface with the CPLD default program see: Section 2.5 CPLD Based General Purpose Digital I/O. Note: the baud rate and Auto Direction is determined by the SoM being used. Refer to the SoM manual for this information.

The Tables below describe the state of the control signals for the various serial port modes.

Signal	PLD Pin#	State
RS232_LENA_C	34	Low
RS232_SHDN_C	35	High
RS4XX_TXEN_C	37	Low
RS4XX_RXEN_C	33	High

Table 7: Serial Port COMC RS232 (default) Mode

Table 8: Serial	Port COMC	RS422	Mode
-----------------	-----------	-------	------

PLD Pin#	State
34	High
35	Low
37	High
33	Low
	PLD Pin# 34 35 37 33

Table 9: Serial Port COMC RS485 Transmit Mode

Signal	PLD Pin#	State
RS232_LENA_C	34	High
RS232_SHDN_C	35	Low
RS4XX_TXEN_C	37	High
RS4XX_RXEN_C	33	High

|--|

Signal	PLD Pin#	State
RS232_LENA_C	834	High
RS232_SHDN_C	35	Low
RS4XX_TXEN_C	37	Low
RS4XX_RXEN_C	33	Low

The connections to serial port COMC are made through a 10-pin header (HDR5). EMAC provides a male DB9 DTE serial cable that plugs into this header and provides a standard interface. Note: when wiring for RS485 mode short TX+ and RX+ and short TX- and RX- together. The pin-out of the header and the DB9 are as follows:

#	Pin Description for 10-Pin Header	Pin Description for DB9 Connector
1	422/485 TX-	422/485 TX-
2	NC	232 RX, 422/485 TX+
3	232 RX, 422/485 TX+	232 TX, 422/485 RX+
4	RTS	422/485 RX-
5	232 TX, 422/485 RX+	GND
6	CTS	NC
7	422/485 RX-	RTS
8	NC	CTS
9	GND	NC
10	NC	-

2.7.4 RS 232 Serial UART COMD

Serial UART COMD is a dedicated RS232 serial port accessible via a 10-pin header (HDR6) connector with two handshaking signals. EMAC provides a male DB9 DTE serial cable that plugs into this header and provides a standard interface. Note: the baud rate and the handshaking signals are determined by the SoM being used. Refer to the SoM manual for this information. The pinout of the header and the DB9 are as follows:

Table 12: Serial Port COMD (HDR6)

#	Pin Description for 10-Pin Header	Pin Description for DB9 Connector
1	NC	NC
2	NC	RxD_IN
3	RxD_IN	TxD_OUT
4	RTS_OUT	NC
5	TxD_OUT	GND
6	CTS_IN	NC
7	NC	RTS_OUT
8	NC	CTS_IN
9	GND	NC
10	NC	-

2.8 Audio

The SoM-200ES optionally provides an I2S Stereo CODEC with standard line level input and output jacks. The CODEC used on the SoM-200ES is the Cirrus Logic CS4271. Jack JK4 is the audio input and JK5 is the audio output. Volume and Balance are controlled through software using the SPI bus with SPI_CS2. Note: I2S audio must be supported by the SoM for the audio port to function.

2.9 LCD

The LCD interface provides a specific LCD connector (SOK3) and backlight driver for the Fema GM480272X WQVGA LCD. This LCD can be mounted directly to the SoM-200 PCB board using a special bracket provided by EMAC. The SoM-200 also provides a generic connector (HDR8) for connecting to other LCDs. The backlighting can be controlled via software via the SoM Backlight signal (SoM pin 85). The LCD can be turned on and off via the SoM GPIO0 signal (pin 114).

Pin	Signal
FN2	GND
40	TCHSCR Y2- [TE]
39	TCHSCR X2- [LE]
38	TCHSCR Y1+ [BE]
37	TCHSCR X1+ REI
36	GND
35	NC
34	DATA ENABLE
33	NC
32	NC
31	
30	
29	GND
29	
20	
21	
20	
20	
24	
23	
22	
21	
20	GRN DAT 7 (MSB)
19	GRN DAT 6
18	GRN DAT 5
17	GRN DAT 4
16	GRN DAT 3
15	GRN DAT 2
14	GRN DAT 1
13	GRN DAT 0 (LSB)
12	RED DAT 7 (MSB)
11	RED DAT 6
10	RED DAT 5
9	RED DAT 4
8	RED DAT 3
7	RED DAT 2
6	RED DAT 1
5	RED DAT 0 (LSB)
4	VCC
3	GND
2	LED+
1	LED-
FN1	GND

Table	13:	LG L	.CD	Inter	face	(SOK3)	

Pin	Signal	Pin	Signal
1	5V_VCC	2	5V_VCC
3	+12_ACCY	4	+12_ACCY
5	3.3V	6	3.3V
7	GND	8	GND
9	BLUE0	10	BLUE1
11	BLUE2	12	BLUE3
13	BLUE4	14	BLUE5
15	BLUE6	16	BLUE7
17	GREEN0	18	GREEN1
19	GREEN2	20	GREEN3
21	GREEN4	22	GREEN5
23	GREEN6	24	GREEN7
25	RED0	26	RED1
27	RED2	28	RED3
29	RED4	30	RED5
31	RED6	32	RED7
33	GND	34	GND
35	LCD_CLK	36	VSYNC
37	LCD_EN	38	HSYNC
39	BACKLIGHT	40	GPIO0/DISP_ON/OFF
41	TOUCHF_X+	42	TOUCHF_X-
43	TOUCHF_Y+	44	TOUCHF_Y-

Table 14: Alternate LCD Interface (HDR8)

2.10 Ethernet

The SoM-200ES provides the magnetics and RJ45 connector for a standard 10/100 Base-T port. Additionally two LEDs are provided for Activity and Link status. The RJ45 is pinned as a standard 10/100 Base-T Ethernet port and thus should work with any standard router or switch.

2.11 USB

The SoM-200ES provides for dual USB host ports (USB PortA & PortB). The USB host ports are fused with automatically resettable Polyfuses. If a USB device tries to draw more than 500 milliamps, the fuses will open. Once the drawing source is removed the fuses will automatically reset. The USB ports are pinned as standard USB host ports and thus should work with any standard USB mating device or host.

In addition to the two USB Host ports is a USB OTG Host/Device port. This port can be used as either a USB Host or USB Device port and is also fused when used as a Host.

Note: When sizing a power supply, make sure to allow for USB Device consumption. A device can potentially draw 500mA, therefore these devices could use a total of up to 1.5 amp of power. USB ports must be supported by the SoM for the ports to operate.

2.12 Multi-Media (MMC) / Secure Digital (SD) Card Socket

The SoM-200ES provides a standard SD/MMC type socket, which accepts SD, MMC, and SDIO cards. This Socket is connected to the processor's SDIO. A SD/MMC activity LED is available on GPIO8 (SoM pin 122). The voltage supply to the SD/MMC socket can be shut down using GPIO9 (SoM pin 123). The SD/MMC Card Write Protect signal can be read on GPIO10 (SoM pin 124).

Socket Pin#	Parallel Mode Signal	SoM Signal
1	DAT3	DAT3
2	CMD	CMD
3	GND	GND
4	VCC	VCC
5	CLK	CLK
6	GND	GND
7	DAT0	DAT0
8	DAT1	DAT1
9	DAT2	DAT2
10	Card Present	Card Detect
11	WP Switch	GPIO10
12	GND	GND

TADIE 13. SD/IVIIVIC SUCKEL (SUKZ	Table	15:	SD/MMC	Socket	(SOK2
-----------------------------------	-------	-----	--------	--------	-------

3 Software

The SoM-200ES is programmable via a selection of free software tools and open source EMAC software. Software Board Support Packages (BSPs) and Software Development Kits (SDKs) are available for most SoM processor modules. Linux and WinCE 6.0 are examples of supported Operating Systems.

3.1 Eclipse SoM-200ES-SDK

EMAC provides its codebase as a project within the free Eclipse IDE. Eclipse is a powerful open-source Java based IDE. It has plug-ins for Java and C, development and debugging, as well as several other languages.

http://www.eclipse.org/

EMAC offers a free download of Eclipse, for Linux that includes the C/C++ development tools as well as plugins for SVN, Doxygen, remote debugging, and several others.

ftp://ftp.emacinc.com/Controllers/SoM

EMAC also provides SDKs complete with cross-compilers and example projects that can easily be integrated into the EMAC Eclipse environment or used as a standalone development environment. The SoM utilized determines which SDK will need to be used. Refer to the manual for the SoM processor module for more information.

EMAC also offers a pre-configured Linux Desktop Computer (LDC), which allows the user to hit the ground running and not have to worry about setting up a Linux machine with the development environment. This is an ideal solution for Windows users who are not familiar with Linux development.

http://www.emacinc.com/operating_systems/linux_ldc.htm

3.2 Quartus II Web Edition

Altera offers powerful free tools for programming the Max II plus PLD of the SoM-200ES. These tools include free and flexible modules for implementing UARTs, I2C, counters, RAM, Flash, etc.

https://www.altera.com/support/software/download/altera_design/quartus_we/dnl-quartus_we.jsp

4 Appendix A: Connector Pinouts

4.1 SoM I/O Connector (HDR1)

Pin	DESCRIPTION	Pin	DESCRIPTION
1	SPI_MISO	2	RESET_OUT
3	SPI_MOSI	4	GND
5	SPI_SCLK	6	GPIO17
7	SPI_CS0	8	GND
9	SPI_CS1	10	ANALOG_04
11	SPI_CS3	12	ANALOG_05
13	GPIO16	14	ANALOG_06
15	GPIO1	16	ANALOG_07
17	GPIO2	18	GND
19	GPIO3	20	GND
21	GPIO4	22	GND
23	GPIO5	24	GND
25	GPIO6	26	GND
27	GPIO7	28	GND
29	GPIO12	30	GND
31	GPIO13	32	GND
33	GPIO15	34	GND
35	I2C_CLK	36	GND
37	I2C_DATA	38	GND
39	INT0	40	GND
41	INT1	42	GND
43	GPIO14	44	GND
45	CLK_Fast	46	GND
47	CLK_Slow	48	GND
49	3.3V DC	50	GND

4.2 Drive Power Connector Input (HDR2)

PIN	Signal
1	+5V
2	GND
3	GND
4	+12V (Vin)

4.3 Power Jack (JK6)

Signal
5V DC
GND

4.4 Ethernet (JK1)

Pin	Signal
1	TX+
2	TX-
3	RX+
4	GND
5	GND
6	RX-
7	GND
8	GND

4.5 PLD Based Digital I/O Connector (HDR3)

Pin	Signal	Pin	Signal
1	PA0 (3.3V)	2	GND
3	PA1 (3.3V)	4	GND
5	PA2 (3.3V)	6	GND
7	PA3 (3.3V)	8	GND
9	PA4 (3.3V)	10	GND
11	PA5 (3.3V)	12	GND
13	PA6 (3.3V)	14	GND
15	PA7 (3.3V)	16	GND
17	PB0 (3.3V)	18	GND
19	PB1 (3.3V)	20	GND
21	PB2 (3.3V)	22	GND
23	PB3 (3.3V)	24	GND
25	PB4 (3.3V)	26	GND
27	PB5 (3.3V)	28	GND
29	PB6 (3.3V)	30	GND
31	PB7 (3.3V)	32	GND
33	PC0 (High Drive)	34	GND
35	PC1 (High Drive)	36	GND
37	PC2 (High Drive)	38	GND
39	PC3 (High Drive)	40	GND
41	PC4 (High Drive)	42	GND
43	PC5 (High Drive)	44	GND
45	PC6 (High Drive)	46	GND
47	PC7 (High Drive)	48	GND
49	3.3V/5V/Vin	50	GND

4.6 Serial Port COMA (CN1)

Pin DB9 Description

- 1 DCD_IN
- 2 RxD_IN
- 3 TxD_OUT
- 4 DTR_OUT
- 5 GND
- 6 DSR_IN
- 7 RTS_OUT
- 8 CTS_IN
- 9 RI_IN

4.7 Serial Port COMB (HDR4)

- Pin Description for 10-Pin Header
 NC
 Pin Description for DB9 Connector
 NC
- INC2NC3RxD_IN3RxD_IN4RTS_OUTNC

TxD_OUT	GND
CTS_IN	NC
NC	RTS_OUT
NC	CTS_IN
GND	NC
NC	-
	TxD_OUT CTS_IN NC NC GND NC

4.8 Serial Port COMC (HDR5)

#	Pin Description for 10-Pin Header	Pin Description for DB9 Connector
1	422/485 TX-	422/485 TX-
2	NC	232 RX, 422/485 TX+
3	232 RX, 422/485 TX+	232 TX, 422/485 RX+
4	RTS	422/485 RX-
5	232 TX, 422/485 RX+	GND
6	CTS	NC
7	422/485 RX-	RTS
8	NC	CTS
9	GND	NC
10	NC	-

4.9 Serial Port COMD (HDR6)

#	Pin Description for 10-Pin Header	Pin Description for DB9 Connector
1	NC	NC
2	NC	RxD_IN
3	RxD_IN	TxD_OUT
4	RTS_OUT	NC
5	TxD_OUT	GND
6	CTS_IN	NC
7	NC	RTS_OUT
8	NC	CTS_IN
9	GND	NC
10	NC	-

4.10 Module SODIMM Connector (SOK1)

(see 200-Pin SoM Pin Specification and Reference Schematics)

4.11 SD/MMC Socket (SOK2)

Socket Pin#	Parallel Mode Signal	SoM Signal
1	DAT3	DAT3
2	CMD	CMD
3	GND	GND
4	VCC	VCC
5	CLK	CLK
6	GND	GND
7	DAT0	DAT0
8	DAT1	DAT1
9	DAT2	DAT2
10	Card Present	Card Detect
11	WP Switch	GPIO10
12	GND	GND

4.12 CAN Termination (HDR7)

Pin	Signal
2	NČ
4	CANH
6	NC
8	NC
10	NC
	Pin 2 4 6 8 10

4.13 USB PortA (JK2 Bottom - HostA)

- Pin Signal
- 1 USB_PWR (5V DC)
- 2 USB_Data-
- 3 USB_Data+
- 4 GND

4.14 USB PortB (JK2 Top - HostB)

Pin Signal

- 1 USB_PWR (5V DC)
- 2 USB_Data-
- 3 USB_Data+
- 4 GND

4.15 USB OTG PortC (JK3)

Pin Signal

- 1 USB_OTG_VBUS 2 USB_OTG_Data-3 USB_OTG_Data+
- 4 USB_OTG_ID
- 5 GND 6 SHLD
- 6 SHLD 7 SHLD

4.16 Alternate LCD Interface (HDR8)

Pin Signal	Pin Signal
1 5V_VCC	2 5V_VCC
3 +12_ACCY	4 +12_ACCY
5 3.3V	6 3.3V
7 GND	8 GND
9 BLUE0	10 BLUE1
11 BLUE2	12 BLUE3
13 BLUE4	14 BLUE5
15 BLUE6	16 BLUE7
17 GREEN0	18 GREEN1
19 GREEN2	20 GREEN3
21 GREEN4	22 GREEN5
23 GREEN6	24 GREEN7
25 RED0	26 RED1
27 RED2	28 RED3
29 RED4	30 RED5
31 RED6	32 RED7
33 GND	34 GND
35 LCD_CLK	36 VSYNC
37 LCD_EN	38 HSYNC
39 BACKLIGH	40 GPIO0 DISP_ON/OFF
41 TOUCHF_>	+ 42 TOUCHF_X-
43 TOUCHF_	+ 44 TOUCHF_Y-

4.17 LG LCD Interface (SOK3)

Pin	Signal
FN2	GND
40	TCHSCR Y2- [TE]
39	TCHSCR X2- [LE]
38	TCHSCR Y1+ [BE]
37	TCHSCR X1+ [RE]
36	GND
35	NC
34	DATA ENABLE
33	NC
32	NC
31	DISP ON/OFF
30	CLK
29	GND
28	BLUE DAT 7 (MSB)
27	BLUE DAT 6
26	BLUE DAT 5
25	BLUE DAT 4
24	BLUE DAT 3
23	BLUE DAT 2
22	BLUE DAT 1
21	BLUE DAT 0 (LSB)
20	GRN DAT 7 (MSB)
19	GRN DAT 6
18	GRN DAT 5
17	GRN DAT 4
16	GRN DAT 3
14	
10	DED DAT 7 (MOR)
12	
10	RED DAT 5
9	RED DAT 4
8	RED DAT 3
7	RED DAT 2
6	RED DAT 1
5	RED DAT 0 (LSB)
4	VCC (3.3V)
3	GND`́
2	LED+
1	LED-
FN1	GND

4.18 JTAG Header (HDR9)

PIN	Signal	Pin	Signal
1	3.3VDC	2	GND
3	JTAG_TRST	4	GND
5	JTAG_TDI	6	PLD JTAG TDI
7	JTAG_TMS	8	PLD JTAG TMS
9	JTAG_TCK	10	PLD JTAG TCK
11	JTAG_TDO	12	NC
13	JTAG_RTCK	14	PLD JTAG TDO

5 Appendix B: Jumper Settings

(See SoM Module manual for correct Boot jumper settings)

Derection	JB1	Boot	Mode	0	Selection
-----------	-----	------	------	---	-----------

Jumpe	r		Position	Setting
Pins	2 &	3	A	Line pulled LOW
Pins	1 &	2*	В	Line pulled HIGH

* Default setting

JB2	Boot Mode 1 Selection			
	Jumper	Position	Setting	
	Pins 2 & 3*	A	Line pulled LOW	
	Pins 1 & 2	В	Line pulled HIGH	

* Default Setting

JB3	CAN Termination		
	Jumper	Position	Setting
	Pins 1 & 2	TRM	Terminates CAN Network
	Pins 2 & 3*	OPN	Leaves resistor open

* Default setting

JB4	Voltage Option			
	Jumper	Position	Setting	
	Pins 1 & 2	12V	12v to JB5	
	Pins 2 & 3*	5V	5V to JB5	

* Default setting

JB5	Pull-up Voltage O	ption	
	Jumper	Position	Setting
	Pins 1 & 3, 2 & 4*	Both Upper	3.3V to Pin49 and PORTC
	Pins 3 & 5, 4 & 6	Both Lower	JB4 voltage to Pin49 and PORTC

* Default setting

JB6	Battery Saver		
	Jumper	Position	Setting
	Pins 1 & 2	ON	Battery Backup
	Pins 2 & 3*	OFF	Preserves Battery

* Default setting

rite Protec	t	
	Position	Setting
3	A	Write Protection
2*	В	Write to FLASH
	rite Protec 3 2*	rite Protect Position 3 A 2* B

* Default setting

Г ٦ 0.4.30 IN EDGE - NH CI Q.430 IN, EDGE - NH CI @ 13@ IN, EDGE -4 544 IN, EDGE NH C H CI J 21220 N' EDGE - NH D Ø \oplus ××× \oplus^1 X IIG × **殿** × 5.280 5.282 - 0.305 IN NH CI -HD **UNKI it**initi - NH L NHD NOTE X ē n III in LOWER LEFT MH SHARES WITH SOM SOMODULE FASTENING FINE INTERIOR MIQUITS FOR LOD CARGERER AND REMAINING SOM FASTENERS. THEY ARE NOT DISCUSSIONED HERE AS THEY ARE FOR INTERVAL USE ONLY. ONLY THE FOUR PERIMETER MONTING PADS SHOULD BE USED BY THE APPLICATION USER 0.602 Ŕ \times 5 С 76)))(d) 00 LOC III OC e. × 715 **NINT** Ø × 0.496 日本 X Г. 065 ×× 口 ų 0 國 X 00 00 00 **X**0 \boxtimes 0.4BB 2. XX \boxtimes **h** 76 -0 488 5 00 00 00 00 X0 O \times ×× - 8 397 × 0 0 0 × 0 **a** 752 \boxtimes 0 **L** *** <u>999999</u> 66 \oplus 0000 6 f \oplus _ ***** b, NI 805.0 1 B 130 N EDGE - MH CI 0.340 IN MH CI - EDDE 0.340 IN. MH CI - EDGE EDGE -NHC L

6 Appendix C: Mechanical drawing with dimensions