

iPac HCS12 Users Manual



Copyright 2003

EMAC, Inc.

iPac HCS12 Users Manual rev1.1

Copyright EMAC. Inc. 2003

Table of Contents

1. I	ntroduction	2
1.1	Features	2
1.2	Options	2
1.3		3
2. I	HardwareSpecifications	3
2.1	Specifications	3
2.2	Jumpers	3
2.3		4
2.4	Processor Based Multi-Purpose Digital I/O	5
2.5		<i>6</i>
2.6		
2.7	· · · · · · · · · · · · · · · · · · ·	
2.8		8
2.9	CAN I/O	9
2.1	0 LCD	9
2.1		10
2.1	· · · · · · · · · · · · · · · · · · ·	
3. \$	Software	11
	Introduction	

1. Introduction

This document describes EMAC's iPac HCS12 Single Board Computer (SBC) module. The iPac HCS12 is a PC/104 SBC sized module that provides a wide variety of I/O. Controlled by Motorola's powerful HCS12 processor this module provides maximum flexibility with ample processing speed for most control applications. Although being extremely powerful with ample I/O for demanding applications, this board consumes minimal power, is low cost, and has a small footprint. The iPac HCS12 uses the Standard PC/104 form factor (3.8" x 3.5") allowing the use of standard PC/104 mounting hardware and enclosures. The features of the iPac HCS12 are as follows:

1.1 Features

- CPU: Motorola 68HCS12 16 Bit Processor running with a CPU clock speed of about 50 MHz with BDM debugger capability.
- MEMORY: 128K of internal Flash in-circuit programmable, 2K byte EEPROM, 8K of RAM, and 96 bytes of battery backed RAM.
- DIGITAL I/O: 16 General Purpose HCS12 Digital I/O lines, 8 Digital Inputs, 8 Digital Outputs, and 8 High Drive Digital Outputs..
- COUNTER/PWM: 8 Multi-Purpose HCS12 Digital I/O lines (GP/Counters/PWM).
- **ANALOG INPUTS:** 16 channels of 10 bit A/D 0 5 volts.
- **ANALOG OUTPUTS:** 2 channels of 8 bit D/A using filtered PWM channels.
- COMMUNICATION: 1 RS232 Port and 1 RS232/422/485 port.
- **TIME:** Battery Backed Real Time Clock/Calendar.
- **RESET:** External Reset Button provision.
- INTERFACES: Character LCD interface with backlight support and a 24 key, keypad interface.
- FORM FACTOR: PC/104 Module with Dimensions of 96 mm x 90 mm (3.77" x 3.54").

1.2 Options

ON-BOARD OPTIONS

- **ANALOG:** Analog I/O Upgrade Includes:
 - 8 additional channels of 12 bit A/D, 0 5 Volts or 4 to 20 ma. input provision.
 - 4 additional channels of 12 bit D/A, 0 5 Volts.
- CAN: An Optically Isolated CAN 2.0 A, B Port.
- SOFTWARE: MODBUS slave capability.

iPac HCS12 Manual.doc - 2 - Rev 1.1 - 09/23/03

1.3 Other Options

 TERMINAL BOARD: Screw Terminal Board allows for easy access to the iPac HCS12 I/O. Up to two Screw Terminal Boards can be stacked onto a single iPac HCS12.

2. Hardware

2.1 Specifications

- VOLTAGE REQUIREMENTS: Onboard regulation allows 5 volt or 7.5 15 volt DC board input voltage.
- CURRENT REQUIREMENTS: 120 ma. @ 5 Volts Typical
- OPERATING TEMPERATURE: 0 70 degrees Centigrade, humidity range without condensation 0% to 90% RH.
- **DIGITAL I/O:** 16 programmable General Purpose TTL level I/O lines with an output drive capability of 10 ma. 8 Multipurpose TTL level I/O lines with an output drive capability of 10 ma. and a maximum total I/O drive of 50 ma. for these 24 lines. These lines can also be configured as Counters inputs and PWM outputs. 8 dedicated Digital Inputs and 8 dedicated Digital Outputs with 25 ma. drive capability. 8 open collector High-Drive Digital outputs with 500 ma. sink drive capability and a maximum total I/O drive of 1500 ma. for these 8 lines. All Digital I/O lines terminate to standard 50 pin, I/O Rack compatible header connectors.
- ANALOG INPUTS: 8 analog inputs are multiplexed into a two 10-bit A/D converters with Sample & Hold for a total of 16 channels with a conversion time of 7 usec. The analog input voltage range for each channel is 0 5 Volts. An optional 12-bit, 8 channel A/D is available bringing the analog input total to 24 channels.
- **ANALOG OUTPUTS:** 2 independent analog outputs implemented using 2 hardware 8-bit filtered PWM channels. The analog output voltage range for each output is 0 5 Volts with a drive capability of 5 ma. An optional 12-bit, 4 channel D/A is available bringing the analog output total to 6 channels.

2.2 Jumpers

This section describes the Jumpers and Jumper Blocks of the iPac HCS12.

2.2.3 JP1

LCD configuration jumpers. These Jumpers allow for different types of LCDs. Not currently used.

2.2.4 JP2

CAN Term. Place a jumper in the T position to terminate the CAN bus.

iPac HCS12 Manual.doc - 3 - Rev 1.1 - 09/23/03

2.2.5 JP3

Serial1 Config This jumper determines which interface Serial Port 1 utilizes. Place the jumper in the 232 position for use as an RS 232 port and place the jumper in the 422 position for use as a RS 422/485 interface.

2.2.6 JB1

4 – 20 ma.

This jumper block allows the selection of any of the optional 12 bit A/D inputs to utilize 4-20 ma. inputs instead of 0-5 volt inputs. Simply jumper the appropriate channel(s) to allow 4-20 ma. inputs. Each jumper position has the channel number designated next to it.

2.2.7 JB2

VIN+ Config

This jumper block selects the iPac's input voltage requirements. JB2 configures VIN+ to be a direct 5V connection or a 9-14V connection. Setting this jumper incorrectly can damage the board. The two possible configurations are as follows.

VIN+ = 9-14 Volts regulated on board (default). Both jumpers are in the V+ position.

2 - 4

1 - 3

VIN+ = 5V Direct voltage (no regulation). Both jumpers are in the 5 position.

4 - 6

3 - 5

2.3 JTAG & BDM

This multipurpose header provides a programming interface to the PLD which translates the bus signals as well as a debugging interface directly to the Processor. Currently it is only used internally be EMAC.

Table 1: JTAG & BDM Interface (HDR10)

Pin	Signal	Pin	Signal
1	JTAG_TCK	2	GND
3	JTAG_TDO	4	5V (Vcc)
5	JTAG_TMS	6	CPU_RESET
7	NC/Reserved	8	BKGND
9	JTAG_TDI	10	GND

2.4 Processor Based Multi-Purpose Digital I/O

These GPIO lines are exactly that, general purpose. They are connected directly to the processor, so use caution when interfacing to these lines. The names of each line listed in Table 2 matches the port line on HCS 12 processor.

When used as outputs these lines can drive 10 ma. and when used as inputs the input voltage should not exceed 5 Vdc. Besides being bit configurable I/O lines they can also be used as PWMs, and PT lines can be used as 16 bit counters. For software purposes PT is referred to as GP port 0, and PP is GP port 1.

Table 2: PROCESSOR BASED DIGITAL I/O Connector (HDR3)

Pin	Signal	Pin	Signal
1	PH3	2	GND
3	PH2	4	GND
5	PP5	6	GND
7	PP4	8	GND
9	PP3	10	GND
11	PP2	12	GND
13	PP1	14	GND
15	PP0	16	GND
17	PT7	18	GND
19	PT6	20	GND
21	PT5	22	GND
23	PT4	24	GND
25	PT3	26	GND
27	PT2	28	GND
29	PT1	30	GND
31	PT0	32	GND
33	PA7	34	GND
35	PA6	36	GND
37	PA5	38	GND
39	PA4	40	GND
41	PA3	42	GND
43	PA2	44	GND
45	PA1	46	GND
47	PA0	48	GND
49	5V(Vcc)	50	GND

2.5 PLD Based General Purpose Digital I/O

These input and output lines provide connections for heavier industrial relays and switches. They are connected to the PLD of the iPac HCS12 with the exception of lines PE0 – PE4 which are connected directly to the processor. These 5 lines with the addition of PZ0 – PZ2 make up a dedicated input port whose input lines should not exceed 5 Vdc. The dedicated output port lines PY0 – PY7 can drive 25 ma. loads. The open collector high drive output port PX0 – PX7 has drive 500 ma. sink drive capability and a maximum total I/O drive of 1500 ma. for these 8 lines.

Table 3: PLD BASED DIGITAL I/O Connector (HDR1)

Pin	Signal	Pin	Signal
1	PY7	2	GND
3	PY6	4	GND
5	PY5	6	GND
7	PY4	8	GND
9	PY3	10	GND
11	PY2	12	GND
13	PY1	14	GND
15	PY0	16	GND
17	PX7	18	GND
19	PX6	20	GND
21	PX5	22	GND
23	PX4	24	GND
25	PX3	26	GND
27	PX2	28	GND
29	PX1	30	GND
31	PX0	32	GND
33	PZ2	34	GND
35	PZ1	36	GND
37	PZ0	38	GND
39	PE4	40	GND
41	PE3	42	GND
43	PE2	44	GND
45	PE1	46	GND
47	PE0	48	GND
49	5V(Vcc)	50	GND

The PLD is connected to the HCS12 processor using pseudo data bus comprised of the processor's port lines. Table 4 defines these port line assignments. To access PLD Port X, perform a write with A0 = 0. To access PLD Port Y, perform a write with A0 = 1. To access PLD Port Z, perform a read with A0 = 0.

Table 4: PLD PSUEDO DATA BUS PORT LINE ASSIGNMENTS

Processor Port Line	Description	Processor Port Line	Description
PB0	DBUS 0	PJ0	DBUS A0
PB1	DBUS 1	PJ1	R/*W
PB2	DBUS 2	PJ7	PLD *CS
PB3	DBUS 3		
PB4	DBUS 4		
PB5	DBUS 5		
PB6	DBUS 6		
PB7	DBUS 7		

2.6 Analog Channels

The HC12 coprocessor on the iPac HCS12 provides two independent 10 bit 8 port A/D modules. These modules provide lines ANI00 - ANI15. In addition to the A/D, the iPac HCS12 provides 2 D/A channels that are implemented by filtering two, 8-bit hardware PWM channels PP6 & PP7. An 8 channel, 12 bit A/D and/or a 4 channel, 12 bit D/A is available optionally. These optional analog channels are provided through external SPI devices. The A/D input channel except 0-5 Volt inputs. The optional 12 bit A/D in addition to the 0-5 Volt inputs can be jumpered using JB1 to 5-20 ma. All D/A channels provide 0-5 Volt outputs with a drive capability of 5 ma.

Table 5: ANALOG (HDR2)

Pin	Signal	Pin	Signal
1	ANI00	2	ANI01
3	ANI02	4	ANI03
5	ANI04	6	ANI05
7	ANI06	8	ANI05
9	ANI08	10	ANI09
11	ANI10	12	ANI11
13	ANI12	14	ANI13
15	ANI14	16	ANI15
17	GND	18	GND
19	DAC00	20	DAC01
21	GND	22	GND
23	DAC02	24	DAC03
25	DAC04	26	DAC05
27	GND	28	GND
29	ANI16	30	ANI17
31	ANI18	32	ANI19
33	ANI20	34	ANI21
35	ANI22	36	ANI23
37	GND	38	GND
39	5V(Vcc)	40	+VIN

In order to access the optional 12 bit A/D (LTC1290) and D/A (TLV5614) communication must take place using HCS12's SPI. Table 6 details these processor connection to both the 12 A/D and D/A.

Table 6: OPTIONAL A/D & D/A PORT LINE ASSIGNMENTS

Processor Port Line	Description	Processor Port Line	Description
PS4	MISI	PK3	A/D *CS
PS5	MOSI	PK4	D/A *CS
PS6	SCLK	PK5	*LDAC

2.7 RS232 SERIAL 0 UART

The iPac HCS12 provides one dedicated RS232 UART Serial 0 which has software configurable baud rates. Both transmission and asynchronous data reception are possible. Handshake Lines are implemented by the use of port lines PH0 and PK0.

Table 7: 232 (HDR8)

Pin	Signal	DB9 Description
1	NC	-
2	NC	TxD
3	TxD	RxD
4	CTS (PH0)	-
5	RxD	GND
6	RTS (PK0)	-
7	NC	CTS (PH0)
8	NC	RTS (PK0)
9	GND	· · · · · · · -
10	NC	

2.8 RS 232/422/485 SERIAL 1 UART

The iPac HCS12 provides one jumper (JP 3) selectable RS 232/422/485 UART which has software configurable baud rates. Both transmission and asynchronous data reception are possible. RS232 Handshake Lines are implemented by the use of PH1 and PK1. When using this serial port in the RS422/485 mode, Handshake Line PK1 controls the transmitter enable line of the RS422/485 driver.

Table 8: RS485 (HDR9)

Pin	Signal	DB9 Description
1	RS422/485 TX-	RS422/485 TX-
2	NC	RS232 TXD or 422/485 TX+
3	RS232 TXD or 422/485 TX+	RS232 RXD or 422/485 RX+
4	CTS (PH1)	RS422/485 RX-
5	RS232 RXD or 422/485 RX+	GND
6	RTS (PK1)	-
7	RS422/485 RX-	CTS (PH1)
8	NC	RTS (PK1)
9	GND	- · · · · · · · · · · · · · · · · · · ·
10	NC	

2.9 CAN I/O

The iPac HCS12 provides a single optically coupled CAN bus with 2 connectors (in & out). The CAN bus is provided by the processor CAN port which is available on port lines PM0 & PM1. Jumpering JP 2 enables the terminating resistor for end of network termination.

Table 9: CAN (HDR4)

Pin	Signal	DB9 Description
1	NC	-
2	NC	CANL
3	CANL	GND
4	CANH	-
5	GND	-
6	NC	-
7	NC	CANH
8	NC	-
9	NC	-
10	NC	

Table 10: CAN (HDR5)

Pin	Signal	DB9 Description
1	NC	-
2	NC	CANL
3	CANL	GND
4	CANH	-
5	GND	-
6	NC	-
7	NC	CANH
8	NC	-
9	NC	-
10	NC	

2.10 LCD

This header currently supports 2 and 4 line, character LCDs.

Table 11: LCD Interface (HDR6)

Pin	Signal	Pin	Signal
1	VCC	2	GND
3	RS	4	CNTR
5	E	6	R/W*
7	D1	8	D0
9	D3	10	D2
11	D5	12	D4
13	D7	14	D6
15	K (JP1 Pin3)	16	A (JP1 Pin4)

The LCD is connected to the HCS12 processor using pseudo data bus comprised of the processor's port lines. Table 12 defines these port line assignments. To access PLD Port X, perform a write with A0 = 0. If using an LCD with backlight capability set PK7 high to turn on the backlight.

Table 12: PLD PSUEDO DATA BUS PORT LINE ASSIGNMENTS

Processor Port Line	Description	Processor Port Line	Description
PB0	DBUS 0	PJ0	DBUS A0
PB1	DBUS 1	PJ1	R/*W
PB2	DBUS 2	PJ6	LCD CS (E)
PB3	DBUS 3		
PB4	DBUS 4	PK7	LCD Backlight
PB5	DBUS 5		
PB6	DBUS 6		
PB7	DBUS 7		

2.11 Keypad

This header provides an interface for a 4x4,4x5, or 4x6 matrix Keypad. These row and column scan lines are directly connected to the processor.

Table 13: KEYPAD (HDR7)

Pin	Signal	Processor Port Line
1	COL6	PM7
2	COL5	PM6
3	COL4	PM5
4	COL3	PM4
5	COL2	PM3
6	COL1	PM2
7	ROW1	PH4
8	ROW2	PH5
9	ROW 3	PH6
10	ROW 4	PH7
11	ESD SHIELD	ESD SHIELD

2.12 Real Time Clock (RTC)

The iPac HCS12 can be purchased with an optional battery backed real time clock (DS1305E). This clock is accessed using the processors SPI port. This SPI port is shared with the optional 12-bit A/D & D/A. The processor port line assignments are defined in Table 14.

Table 14: OPTIONAL RTC PORT LINE ASSIGNMENTS

Processor Port Line	Description	Processor Port Line	Description
PS4	MISI	PK2	RTC CS
PS5	MOSI		
PS6	SCLK		

3. Software

3.1 Introduction

The iPac HCS12 can be programmed in a variety of languages. There are a number of Free compilers, interpreters, and assemblers available allowing the iPac to be programmed in C, Basic or Assembly languages. EMAC has written all the drivers for the iPac board in C using Cosmic commercial C compiler/debugger. The Cosmic compiler can be purchased from EMAC if the customer is interested in using this compiler.

EMAC is planning on porting the driver code to the Open Source GNU HCS12 compiler in the near future. Once this has been completed EMAC will distribute the drivers in object format for this compiler along with a test/demo program and its source code.

Also optionally available is a full function Modbus client software module, that turns the iPac into a fully compliant Modbus slave.

iPac HCS12 Manual.doc - 11 - Rev 1.1 - 09/23/03